Abstract. A Fuel cell stack inherently generates low unregulated voltage, which is not useful for most power supply applications. In order to make this voltage useful, often a power conditioning system that consists of a converter or inverter or a combination of both is connected intermediate to the fuel stack. Several topologies for converters and inverters exist. In this paper, the performance of a transformerless pulse width modulated dc-dc interleaved boost voltage multiplier converter with current ripple reduction capability is analyzed for PEMFC stack power conditioning applications. Key experimental results are included, which indicate that the stack output voltage was regulated and boosted, and highlight the voltage balancing challenge arising from interleaving.
Introduction
Fuel cells (FCs) are considered to be among one of the better renewable energy generating sources [1] - [8] . Several types of fuel cells exist [9] - [11] . These can be classified according to the membrane used, the fuel requirements and the operating temperature range requirements [12] - [15] . FCs inherently produce low voltage, are susceptible to high current ripple and have slow dynamics [9] - [11] , [16] , [17] . Therefore, for practical power supply applications, the individual FCs are connected together to form a FC stack, which produces a higher voltage compared to that of individual FCs [16] , [18] . However, the resulting FC stack voltage is unregulated and of small magnitude for most practical power supply voltage requirements [19] . In order to overcome the limitations of the generated FC stack voltage, a power conditioning system (PCS) is necessary [20] , [21] . Often, a PCS is connected intermediate the FC stack and the load. The function of the PCS is to regulate and boost the FC stack voltage to a high voltage level, corresponding to that of the voltage specification of the load.
A PCS primarily consists of a dc-dc converter or dc-ac inverter of a combination of both [20] , [22] . Several converter and inverter topologies exist [13] , [22] - [24] , and these can be grouped into current source and voltage source [24] - [28] . Fig. 1 shows the basic topologies of pulse width modulated (PWM) dc-dc converters utilized in fuel cell power conditioning systems [28] , [29] . Fig.  1 (a) illustrates the basic structure of a voltage source dc-dc converter, while Fig. 1 (b) illustrates the basic structure of a current source dc-dc converter. The distinguishing feature between the two topologies is that: voltage is fed to the frontend of the voltage source converter, on the hand, current is fed to the frontend of a current source converter. Of the two, the current source converter topologies are preferred for fuel cell applications than their voltage source counterpart [21] , [26] , [27] , [30] - [33] . This is mainly because current source converters and inverters are associated with low current ripples compared to voltage source converters and inverters [33] - [35] . Current source converters and inverters can also be interleaved in order to facilitate current ripple cancellation, thereby, reducing the overall current ripples of the FC stack [33] , [36] - [38] . Herein, a PWM dc-dc interleaved boost voltage multiplier (IBVM) converter is utilized to regulate and boost the output voltage of a 1 kW proton exchange membrane fuel cell (PEMFC) stack. 
Converter Topology
Fig . 2 shows the circuit of the interleaved boost voltage multiplier converter. The circuit topology is derived from the work of [39] , [40] . The operation and mathematical modelling of converter is discussed in [41] . The converter comprises of two boost converters interleaved together with a diode-capacitor combination feature as the voltage multiplier. Under steady state analysis and considering continuous current condition mode (CCM) operation, the system exhibits two distinct voltage and current switching waveforms over one switching cycle. Where, one particular set of voltage and current switching waveforms is obtained for duty cycle values less than 0.5 and another for duty cycle values greater than 0.5. Details of the switching waveforms and dynamic equations thereof are given in [19] . The paralleling of inductors at the front end facilitates current ripple cancellation, and the diodecapacitor combination facilitates further voltage boosting. Ideally, this configuration should permit a reduction in the stack current ripple, while at the same time ensuring high voltage boosting without use of a transformer. Fig. 3 shows the experimental setup for the IBVM converter prototype circuit. The setup consists of a dual dc power supply, 1 kW PEMFC stack and stack controller, DMM, variable electronic load, 100 MHz digital LeCroy oscilloscope, hydrogen gas supply pipe and the IBVM converter prototype circuit.
Experimental Results and Discussion

Experimental Setup
Pure hydrogen gas is fed to the PEMFC stack where it combusts with oxygen, converting it into electricity and water, thus producing a variable stack voltage with a range of 36 V -67 V relative to the connected load. The stack controller monitors and ensures safe operation of the stack. The IBVM converter prototype circuit couples to the PEMFC stack; it boosts and regulates the stack voltage to about 200 V dc. The dual dc power supply provides auxiliary power for the converter controller and the FC stack controller. On the other hand, the oscilloscope measures and captures several experimental voltage waveforms, while the laptop stores the captured voltage waveforms. Table I shows the design specifications which were adopted for the design and development of the IBVM converter prototype Circuit. An MSP430G2553 low cost and low power mixed signal microcontroller unit (MCU) was utilized for PWM control. The MSP430G2553 has several pinouts and programmable peripherals. The MCU generated two PWM gate signals required for switching of the converter MOSFET switches. Key MCU peripherals utilized for the converter controller application include input/output (I/O) pins, system clock, timers, ADC10 module and CPU. A comprehensive description of the device features can be found in the device data sheet. Fig. 5 shows the key program algorithm adopted in the development of the software program for the generation of two PWM gate signals, using the MSP430G2553 MCU. First, the MCU is powered up at start-up; then the variables, constants and functions are declared; followed by the initialization of variables, I/O pins, functions, timers and ADC10 module. Once the initialization process is complete, the ADC10 module continuously samples the analog feedback voltage via the MCU analogue input pins. The sampled analogue voltage is then converted into digital format. Special functions registers were used in order to configured and initialize I/O pins, timers, ADC10 module and other required peripherals.
IBVM Converter Prototype Circuit
Timer0_A3 and Timer1_A3 were configured to operate at a fixed switching frequency of 50 kHz as up/down counters. Timer1_A3 counter was programmed to have a count delay of 180 o phase from that of Timer0_A3, in order to warrant a 180 o phase shift between the two generated PWM gate signals.
The ADC10 module was configured to sample the analog control voltage on two analog input pins, and to operate with a reference voltage of 2.5 V at the lowest clock speed in order to ensure accuracy of the sampled voltage. The ADC10 module has a 10 bit resolution, equivalent to a decimal value of 0 to 1023. This implies that the ADC10 module can sample a minimum analog voltage equal to decimal zero and a maximum analog voltage equal to decimal 1023. The formula that describes the analogue-to-digital conversion of the ADC10 module is given as
(1) Where N ADC in Eq. 1 is the decimal value of the analogue-to-digital conversion of the ADC10 module, V R(-) and V R(+) are the negative and positive reference voltages of the ADC10 module. For our application, V R(+) and V R(-) were set to 2.5 V and 0 V respectively. The ADC10 module continually samples the analogue control voltage, V C , and simultaneously performs analogue-to-digital conversion of the sampled analogue voltage. By default, the ADC10 conversion results are stored in the ADC10MEM register. Another option is to store them in global variables, for ease manipulation of the data. For our application, two global variables, ADCRead and ADCRead1 were selected. Timer0_A3 and Timer1_A3 use the values in the global variables to adjust the duty cycle of the generated pulse width modulated (PWM) gate signals. The duty cycle is proportional to the ratio of control voltage to positive reference voltage. Once the duty cycle of the gate signals is changed, the program loops back to the sampling phase of the analogue control voltage, then MCU updates the global variables and the process repeat indefinitely.
Experimental Results
The experimental results of the IBVM converter prototype circuit and the PEMFC stack are discussed in this section. A 100MHz LeCroy oscilloscope with a sampling rate of 1 GS/s was used to capture the experimental measurements. The following experimental measurements were obtained: gate-to-source and drain-to-source voltages of the MOSFETs, inductors current ripples, capacitor voltage, PEMFC stack output voltage and IBVM converter output voltage.
A 350 W variable electronic load was utilized as the load for the converter. Due to limitations in the power handling capability of the prototype circuit, the load was varied over a range of 0 W to 30 W, in increments of 20 W and 10 W. o phase shift and a period of 20 µs. Fig. 6 (b) shows the gate-to-source voltage waveforms of the MOSFETs at 30 W of power-load. The inner boost leg MOSFET has a mean of 7.60 V, amplitude of 13.6 V, peak-to-peak of 18 V and maximum of 14 V. On the other hand, the outer boost leg MOSFET has a mean of 7.20 V, amplitude of 13.2 V, peak-to-peak of 19.2 V and maximum of 14.8 V. Fig. 7 (a) shows the drain-to-source voltage waveforms of the MOSFETs at 20 W of power-load. The inner boost leg MOSFET has a mean of 58 V, peak-to-peak of 286 V, amplitude of 280 V and maximum of 278 V. On the other hand, the outer boost leg MOSFET has a mean of 56 V, peak to peak of 126 V, amplitude of 110 V and maximum of 118 V. The results indicate that the voltage measurements for the inner boost leg MOSFET are greater than those for the outer boost leg MOSFET. Results also show that the inner boost leg MOSFET voltage has oscillations before turn off, while that of the outer boost leg has smooth turn on and turn off transitions. Fig. 7 (b) Shows the drain-to-source voltage waveforms of the MOSFETs at 30 W of power-load. The inner boost leg MOSFET retains oscillates before turn off, has a mean of 64 V and all other measurements stay the same. On the other hand, the outer boost leg MOSFET retains smooth turn on and turn off transitions, has a mean of 60 V, peak-to-peak of 128 V, amplitude of 112V and maximum of 120 V. Fig. 7 (c) and (d) show the voltage waveform corresponding to the inductors current ripples. The waveforms indicate that the inductor current ripples are out of phase. LTSR 25-NP current sensors were used to measure the current. An LTSR 25-NP sensor outputs a voltage proportional to the current flowing through it. The current measured by the sensor is given by Eq. 2. Where V sensor is the sensor voltage corresponding to the sensed current, V R is the reference voltage for the sensor specified as 2.5 V and I max is the maximum current rating of the sensor specified as 25 A.
The voltage measurements for the inductors current ripples are given as 68 mV for L 1 and 40 mV for L 2 . Substituting these values in Eq. 2, the inductors current ripples were calculated and they are given as 0.68 A and 0.4 A. 
Conclusion
The focus of this paper was on the performance analysis of a dc-dc IBVM converter prototype circuit for PEMFC stack power applications. Specific experimental measurements were carried out to evaluate the performance of the system. Due to limitations in the power handling capability of the PCB, the maximum power of the system was restricted to 30 W instead of 1 kW. Obtained experimental results indicate that the stack voltage was boosted and regulated to a mean value approximately equal to that of the desired converter output voltage, 200 V, specified in the design specifications of the converter prototype circuit. The inductor current ripples are phase shifted, therefore warranting ripple cancellation and thereby facilitating a reduction in the stack output ripple.
The results reveal a disparity between the drain-to-source voltages of the MOSFETs, with voltage oscillations and high power dissipation occurring across the inner boost leg MOSFET. The disparity in the voltage measurements can be attributed to the imbalance resulting from the voltage sharing between the inner and outer boost legs of the converter. This imbalance also leads to high power dissipation across the inner boost leg MOSFET. On the other hand, the voltage oscillations can be attributed to the parasitic elements and presence of a high drain-to-source voltage across the inner boost leg MOSFET. Effects of the voltage oscillations include reduced on-time duty cycle induced by early turn off transitions.
Implementation of converter interleaving needs to consider better solutions that can eliminate or reduce to a negligible value the imbalance in the voltage sharing between interleaved converter legs and the disparity between the drain-to-source voltages of the MOSFETs.
